- 1、本文档共21页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
用英文资料0615
AT89S51 and MAX7219 chip introduced
AT89S51 chip introduced
The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmels high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.AT89S51 pin shown in Figure 1:
Figure 1 AT89S51 pin map(1) the main performance parameters:·.Compatible with MCS.-51 Products·4K Bytes of In-System Programmable (ISP) Flash Memory·1000 Write/Erase Cycles·4.0V to 5.5V Operating Range·Fully Static Operation: 0 Hz to 33 MHz·Three-level Program Memory Lock·128 x 8-bit Internal RAM·32 Programmable I/O Lines·Two 16-bit Timer/Counters·Six Interrupt Sources·Full Duplex UART Serial Channel·Low-power Idle and Power-down Modes·Interrupt Recovery from Power-down Mode·Watchdog Timer Dual Data Pointer·Power-off Flag Fast Programming Time·Flexible ISP Programming (Byte and Page Mode)
(2) features overview:
The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two一level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the osci
您可能关注的文档
- 安徽外研5年级英语复习.doc
- 2005年10月微型计算机及接口技术试题及答案.doc
- 六年级下综合实践计划.doc
- 1-0曲线运动.ppt
- 9大腿部疾病症状是高血脂病兆.doc
- 庆铃产品基础知识.ppt
- 商场省钱大购物十大窍门.doc
- 初中科学七年级上册第二章第三节常见的植物(第2课时).ppt
- 河北外国语职业学院课程建设规划1.doc
- 二次函数的图象(一).ppt
- 分析let s单元56ago2卷纸zheng unit56.pdf
- 塑胶材料其它分类原料pa9t 12.pdf
- md16x16数字媒体切换器设备.pdf
- 者参考项目发起人学科类型单位序列承包商修订页代码顺序典型.pdf
- 届世界天然气大会阿姆斯特丹2006add10288.pdf
- 期测试记录表每周weekly g1g6 journeys tests level 6 lesson26.pdf
- modernize-whitepaper现代化您应用程序白皮书.pdf
- anybackup产品典型案例分析.pdf
- 约克金融工程课程tfeslide32.pdf
- 广州市妇女儿童医疗中心历份教学药历01tjy.pdf
文档评论(0)