overview TI C官方课件培训讲解.pptVIP

Let’s take a look at the specifics of the DSP. The algorithms on the C54CST are located in the 64K words of on-chip ROM. Once again, the word width is 16-bits. There is 16K words of on-chip SRAM. There are 2 high-speed synchronous serial ports, 1 timer, a host port interface, and GPIO. There are 2 new peripherals on this DSP that are new to the C5000 DSP platform: one is the hardware UART asychronous serial interface and the other is the system side of a DAA (Data Access Arrangement). The on-chip DAA connects to a line-side DAA which is used to interface to a phone line. In chipset mode, the DSP is set to operate at 2 speeds due to the clocking requirements of the on-chip DAA. Those 2 speeds are 59 Mhz and 118 Mhz (note: these are multiples of 14.7456 Mhz). The package for the C54CST is in either a 144-pin TQFP or a 144-pin microStar BGA (ball grid array). The C54V90 Modem Chipset is the lowest power, smallest form factor embedded modem solution available on the market today. What we are offering is a highly integrated V.90 modem solution delivering low cost connectivity for a wide array of embedded applications. This is a block diagram of the C54V90 modem chipset. The entire V.90 modem datapump and controller code resides on-chip within the 128K words of on-chip ROM and utilizes the majority of the 40K words of on-chip RAM. The digital portion of the DAA (data access arrangement) has been integrated on-chip and this reduces system space, power, and cost. A host processor can send commands to the DSP via the host port interface (HPI) or the UART. A single 200 MHz C5510 DSP, or 5509 DSP can easily perform video encoding and decoding at 30 frames per second at quadriture common intermediate format (QCIF) resolution, while consuming only 50 milliwatts of power for applications such as portable media devices, PDAs, digital camcorders, and other portable, handheld digital imaging and video appliances. The next generation of personal portable dev