The Alpha Roadmap How it applies to Alpha clusters阿尔法的路线图，它如何适于α簇.ppt

下载文档 降价啦

4
0
约2.07万字
约 47页
2018-06-19 发布于福建
举报
版权申诉
保障服务

The Alpha Roadmap How it applies to Alpha clusters阿尔法的路线图，它如何适于α簇.ppt

1、本文档共47页，可阅读全部内容。
2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

The Alpha Roadmap How it applies to Alpha clusters阿尔法的路线图，它如何适于α簇

The Alpha RoadmapHow it applies to Alpha clusters Ray Hookway Compaq Computer Corporation Littleton, MA Ray.Hookway@ Map Features Alpha Processor Roadmap Alpha Systems Alpha Clusters Processor Roadmap References: Pete Bannon, “Alpha 21364: A Scalable Single-chip SMP”, Microprocessor Forum 1998, /alphaoem/microprocessorforum.htm Joel Emer, “Simultaneous Multithreading: Multiplying Alpha Performance”, Microprocessor Forum 1999 Alpha Roadmap Alpha 21264 is performance leader Alpha 21264 Systems AlphaServer 8400 with EV6/575 IA-64 .vs. Alpha Philosophy Alpha 21364 Goals Improve Single processor performance, operating frequency, and memory system SMP scaling System performance density (computes/ft3) Reliability and availability Decrease System cost System complexity Estimated time for TPC-C Alpha 21364 Features Alpha 21264 core with enhancements Integrated L2 Cache Integrated memory controller Integrated network interface Support for lock-step operation to enable high-availability systems. 21364 Chip Block Diagram 21364 Core Integrated L2 Cache 1.5 MB 6-way set associative 16 GB/s total read/write bandwidth 16 Victim buffers for L1 - L2 16 Victim buffers for L2 - Memory ECC SECDED code 12ns load to use latency Integrated Memory Controller Direct RAMbus High data capacity per pin 800 MHz operation 30ns CAS latency pin to pin 6 GB/sec read or write bandwidth 100s of open pages Directory based cache coherence ECC SECDED Integrated Network Interface Direct processor-to-processor interconnect 10 GB/second per processor 15ns processor-to-processor latency Out-of-order network with adaptive routing Asynchronous clocking between processors 3 GB/second I/O interface per processor 21364 System Block Diagram Alpha 21364 Technology 0.18 mm CMOS 1000+ MHz 100 Watts @ 1.5 volts 3.5 cm2 6 Layer Metal 100 million transistors 8 million logic 92 million RAM Alpha 21364 Performance/Status 70 SPECint95 (estimated) 140 SPECfp95 (estimated) RTL model running Tapeout 4Q99 21364 Summar