- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
ASIC和FPGA的混合系统 (毕业论文)英文资料和中文翻译
PAGE
PAGE 1
英文资料及中文翻译
A hybrid ASIC and FPGA Architecture
FPGA is English Field Programmable Gate Array abbreviation, namely the scene programmable gate array, it is the product which in PAL, GAL, EPLD and so on in the programmable component foundation further develops. It is took in the special-purpose integrated circuit (ASIC) domain one kind partly has custom-made, both solves has had custom-made the electric circuit which the electric circuit appears the insufficiency, and has overcome the original programmable component gate number limited shortcoming.
FPGA used logical unit array LCA (Logic Cell Array) this kind of new concept, the interior including has been possible to dispose logical module CLB (Configurable Logic Block), output load module IOB (Input Output Block) and internal segment (Interconnect) three parts. The FPGA essential feature mainly has:
Uses FPGA to design the ASIC electric circuit, the user does not need to throw the piece production, can obtain the chip which comes in handy. - - 2) FPGA may make other all to have custom-made or partly to have custom-made the ASIC electric circuit the experimental preview.
The FPGA interior has the rich trigger and the I/O pin.
FPGA is in the ASIC electric circuit designs the cycle to be shortest, the development cost is lowest, one of risk smallest components.
FPGA is in the ASIC electric circuit designs the cycle to be shortest, the development cost is lowest, one of risk smallest components.
FPGA uses the high speed CHMOS craft, the power loss is low, may and CMOS, the TTL level is compatible.
It can be said that, the FPGA chip is the small batch system enhances the system integration rate, one of reliable best choices. FPGA is by deposits the procedure establishes its active status in internal RAM, therefore, time work needs to carry on the programming to internal RAM .The user may act according to the different disposition pattern, selects the different programming method.
When adds the elect
您可能关注的文档
- 湖南机电职业技术学院焊接技术及自动化专业建设方案.doc
- 湖南机电职业技术学院机电一体化技术专业建设方案.doc
- 电教实验在初中化学课中的探讨.doc
- 生态系统教学设计毕业论文.doc
- 电气自动化专业改革的基本设想电气自动化毕业论文.doc
- 百度搜索引擎下的百度知道系统的设计毕业论文.doc
- 盖板的模具图形及加工制造.doc
- 福安轮空调压缩机起停频繁故障分析轮机工程专业毕业论文.doc
- 福建卫生职业技术学院医学影像技术专业建设方案.doc
- 福建商业高等专科学校国际贸易实务专业建设方案.doc
- APR螯合树脂的合成及在钯回收中的应用(毕业论文).doc
- ANSIS OF LANGUAGE FEATURES IN ENGLISH ADVERTISEMENT 英语专业(毕业论文)-.doc
- AT89C51单片机温度控制系统 (毕业论文).doc
- Authorware多媒体课件素材的采集与制作 (毕业论文).doc
- AT89S51单片机超声波测距说明书 (毕业论文).doc
- A产品认证公司客户关系管理研究 (毕业论文).doc
- B2C电子商务企业自建物流面临的问题及对策探讨 (毕业论文).doc
- A企业知识型员工激励方式研究 (毕业论文).doc
- B6065牛头刨床推动架设计 (毕业论文).doc
- AutoCAD在建筑施工中的应用 (毕业论文).doc
文档评论(0)