LTPSTFT教育完整.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
To increase mobility   two method 1. increase grain size SPC solid phase crystallization has advantage 2. quality of grain boundary ELA has advantage * Solid Phase Crystallization (SPC) Excimer Laser Annealing (ELA) 600 C Anneal LPCVD a-Si Major Crystallization Methods 17), 18) 450 - 550 C PECVD a-Si:H Dehydrogenation 400 C a-Si Starting Material Grain Size: several μm Grain Size: several hundreds nm poly-Si Grain growth Nucleation Several hours Laser Exposure Several μsec Fig. 44 * polySI膜比較 固相成長膜 ELA膜 1μm 0.1μm Electric property of poly-Si LTPS-TFT関連 -2016 4.12- * ? 2014 天马微电子股份有限公司. All rights reserved 目录 Directory LTPS TFT   Short chanel effect etc. TFT structure and performance Poly-Si specific characteristics 1 4 2 3 TFT特性 (前回おさらい复习) g s Drain Gate souce drain -10 0 10 20 30 Gate电圧 (V) 10 -12 10 -11 10 -10 10 -9 10 -8 10 -7 10 -6 10 -5 10 -4 10 -3 Drain current (A) Id-Vg 特性 idealistc TFT Fig. 5 Vg=0V Vg=-10V N+ Vg=+ 10V P+ On Off Off Anlormalus leakage Usually use of LDD structure to Reduce leakage NMOS and PMOS gate souce souce gate Drain Off Off On electron hole CMOS NMOS PMOS Both NMOS and PMOS NMOS only PMOS only Process step 2PRstep decrease CHD and PD Need LDD 2-3PR step decrease Possibility to reduce LDD Circuit configlation Easy:inventor circuit Difficult;need boot strap Difficult;need boot strap TFT High performance High performance Low performance IC conventinal compatible Need special Voltage Vgh-Vgl MORE than Vgh-Vgl MORE than Vgh-Vgl process Low temp available; TP improve application High performance Cegration Good for OLED application、top emission Comparicon CMOS、 NMOS and PMOS Inverter Circuit VDD VDD CMOS Inverter PMOS Inverter VSS VSS Input Signal Input Signal VSS VDD VSS VDD VSS VDD VSS VDD VSS VDD Output Waveform Output Waveform VtQ4 Q1 Q2 Q3 Q4 Threshold voltage of Q4 Rail-to-Rail O

文档评论(0)

shujukd + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档