基于adv212并行图像压缩系统的设计与实现-集成电路工程专业论文.docxVIP

基于adv212并行图像压缩系统的设计与实现-集成电路工程专业论文.docx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于adv212并行图像压缩系统的设计与实现-集成电路工程专业论文

华中科技 大学硕士学位论 华 中 科 技 大 学 硕 士 学 位 论 文 II万方数据 II 万方数据 Abstract With the development of sensor technology, optical remote sensing satellite has 0.1m geometric resolution. Satellite onboard Remote Sensing Instrument(RSI) EU’s PAN and Multi-Spectrum cameras generate remote sensing data at the level of up to 2000Mbps code rate.Currently the communicating channel of satellite data transmission capacity is typically between 300-600Mbps,which cause great difficulties in onboard RSI EU data to the storage, to transmit and to receive. Limited communication channel capacity and large amount of RS data have become increasingly prominent, which has restricted the development of high-resolution remote sensing satellite.In order to solve the contradiction of RS data and satellite communication channel bandwidth,the requirement for RS image data on the star-fidelity real-time compression technology is urgently to be deployed. In this paper, JPEG2000 standard is adopted in RS image data encode.In this paper I also design tbhe overall design of the hardware architecture of RS image encoding system is also designed in order to cooperate with JPEG2000 standard.The proposed implementation using FPGA chip and multi-chip ADV212 JPEG2000 dedicated processing chip parallel processing. This paper complete the overall RS image compression system hardware design and implementation of FPGA logic design and programming. Logic design achieved a major image pre-processing, interface communication, JPEG2000 encoder chip initialization, memory control and other functions. This program is designed both in accordance with limited ADV212 single chip processing speed and the pressure of large amounts of data,so that it can fully meets the needs of data transmission. After testing the system, the result shows that the image encoding system can meet the requirements well. It can simultaneously proceed on two separate image data source.The encoded code stream reconstructed after Kakadu software platform pe

您可能关注的文档

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档