基于单片机及cpld的数字存储示波器的研究与设计电路与系统专业论文.docxVIP

基于单片机及cpld的数字存储示波器的研究与设计电路与系统专业论文.docx

  1. 1、本文档共61页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于单片机及cpld的数字存储示波器的研究与设计电路与系统专业论文

优秀毕业论文 精品参考文献资料 ABSTRACTABSTRACT ABSTRACT ABSTRACT:Oscilloscopes in the development of today are already quite mature.As a good helper for the teachers and engineers,the oscilloscope is widely used in the alea of electronic measuring for teaching and scientific research.The digital storage oscilloscope based on SCM and the CPLD,is a low-cost digital oscilloscope technology,and is simple,integrated,easy-to—use advantages of flexibility,especially for universities,research institutes and the teaching of measurement applications.Today, the traditional oscilloscopes has been very popular,it is also very much in line with the cost of traditional oscilloscope to the needs of digital transformation。Based on this,1 will study and research of the dilgital oscilloscope and tectonic theory,complete the design and implementation of hardware and software part of a digital oscilloscope based on the completion of a microcon仃Dller and CPLD technology. In this paper,the basic concepts and principles of the digital storage oscilloscope is introduced,and describes the design and implementation of a low-cost digital storage oscilloscope(DSO)hardware and software part based on MCU and CPLD technology. The DSO has dual-channel analog input and storage,relatively high sampling rate, observing the larger bandwidth,storage depth of 3Kbits,recording time up to 8 milliseconds,and analog—digital conversion resolution of eight. Its major hardware includes some of the AD converters,buffer logic,and memory and control logic components.The control logic devices is designed and implemented on CPLD.CPLD used to design the hardware system more flexible and could be improved。This DSO system with advanced trigger mode(such as pre—trigger),and choose the sampling rate,allowing the system to diversity,user-friendly and has better practicality. The SCM software in some of its keil uVision integrated development environment using the C language,CPLD part in the Quartus II software development environment

您可能关注的文档

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档