课件:WAInroducionAndy.pptVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
* Enter the User Bin numbers in the Yield column. Denominator must include Numerator. Enter the pass rate target value in the Tgt column. If the calculated pass rate is under the target value, the item is judged FAIL. Connection with EDA Wafer Fabrication Reticle Fabrication Implant Diffusion Oxidation Deposition Planarization CMP Resist Coat Stepper Expose Develop Etch/ Clean Parametric Probe Wafer Sort Final Test Bitmap Yield Management Backbone WIP, Tool Process Parameters, Design, FA Manufacturing Execution Systems Other Data Sources Wafer Fab Test Floor Other Data Sources Office Desktop MES Wafer Fab Test Floor The End WAT Hold Rule Hold any wafer that has fail sites ≧ 3 (must be ) Hold a lot when fail wafers ≧ 4 Hold a lot when same parameter fail ≧ 10% sites Hold a lot if it violate user defined hold rules (internal requirement) Other requirement from customer Hold a lot when same sites fail ≧ 25% (customer requirement) Product ≧ 80% pass rate (customer requirement) Tester The main part of the WAT system, which generates test signals and does the measurements. The tester also acts as the controller of the prober during testing. Cabinet: Workstation ( hp C3600 ) CMU ( Agilent 4284A ) DVM ( Agilent 3458A ) PGU ( Agilent 81110A ) Test Head Test head A part of the Tester, which transfers the signals that is generated by the instrument of the tester. Furthermore it can do some DC measurement by itself . 8 32 28 24 48 20 16 4 12 44 40 36 CPU Diag Board Input Selector 8 SMUs GNDU Matrix 48pin . . . 8 AUX Terminals Chuck Terminal 48-Input Extended Path . . 6 HF Terminals . . 7 Pulse Switch Terminals To set the User Bins User Bin1 User Bin2 User Bin3 (limit6) (limit5) (limit4) (limit3) (limit2) (limit7) User Bin1 User Bins must be specified as Set Lo/Hi limits of User Bins using Binning Limit number (1-10), -(MINREAL) and +(MAXREAL) User Bin2 User Bin3 User Bin6 Wafer Map Yield must be specified as Numerator Denominator Pass

文档评论(0)

iuad + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档