- 0
- 0
- 约9.8万字
- 约 45页
- 2026-08-31 发布于北京
- 举报
ExpertVerilog,SystemVerilogSynthesisTraining
SimulationandSynthesisTechniquesforAsynchronous
FIFODesign
CliffordE.Cummings,SunburstDesign,Inc.
cliffc@
FIFOsareoftenusedtosafelypassdatafromoneclockdomaintoanotherasynchronousclockdomain.Usinga
FIFOtopassdatafromoneclockdomaintoanotherclockdomainrequiresmulti-asynchronousclockdesign
techniques.TherearemanywaystodesignaFIFOwrong.There
原创力文档

文档评论(0)