- 1、本文档共5页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
基于FPGA的双通道实时图像处理系统.pdf
23 8 V o l. 23 No. 8
2010 8 CH INESE JOURNAL OF SENSORS AND ACTUATORS A ug. 2010
*
Dua-lChannel ImageRea-lTimeProcessing System Based on FPGA
*
FEN G W eichang, L IN Yuch i , H E D ong, SON G L e, ZHA O M eirong
(S tate K ey Labora tory o P rec ision M easuring T echnology and In strum en ts, T ianj in University, T ianj in 300072, Ch ina )
Abstract: In o rder to overcom e the problem of w eak real-t mi e for mi age processing system based on PC, high cost,
inadequate u se o f resources and d ifficu lt to design fo r FPGA + D SP modu le, a design of new dua-l channel mi age re-
a-l tmi e processing system is proposed. T he system takes an FPGA ch ip as key processor, capture v ideo mi age by
CCD and Infrared mi ag ing system, wh ich sent to A DV 7180 chip by AV cab le to realize v ideo decod ing, the mi age
processing m odu le is mi p lem ented through V erilog H DL, em bedded D SP hard-core and N ios II processor. T he ex-
permi ent resu lts show it has strong real- tmi e and good mi age processing effect, in addition to, low cost, smi p le de-
sign, and flex ible applicat ion.
ey words: mi age processing; FPGA; dual-channel; real- tmi e; V erilog HDL
EEACC: 7230G do:i 10. 3969/j. issn. 1004- 1699. 2010. 08. 015
FPGA *
*
冯伟昌, 林玉池 , 何 冬, 宋 乐, 赵美蓉
( , 300072
: PC, FPGA + DSP ,
FPGA , CCD , AV
ADV7 180, V er ilog D SP N ios II,
,
: ; FPGA; ; ; V er ilog
: TP391. 41 : A : 1004- 1699(2010)08- 1118- 05
[ 3- 4]
, ,
, CCD
PC , ADV 7180,
[
文档评论(0)