Analogue to Digital Conversion.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Analogue to Digital Conversion.ppt

Analogue to Digital Conversion Digital Signal Processing A digital signal is an approximation of an analog one Levels of signal are sampled and converted to a discrete bit pattern. Resistor networks can be used to convert digital signals into analogue voltages Step (discrete) approximation This Lecture Methods of analogue to digital conversion flash counter ramp successive approximation Sample interval and aliasing problems Sample and hold circuits The Comparator Most A-D converters use a comparator as part of the conversion process A comparator compares 2 signals A and B if A B the comparator output is in one logic state (0, say) if B A then it is in the opposite state (1, say) A comparator can be built using an op amp with no feedback Flash Converter Uses a reference and a comparator for each of the discrete levels represented in the digital output Number of comparators = number of quantisation levels Not practical for more than 10 bit converters generally fast but expensive Counter-ramp Converter Comprises a D-A converter, a single comparator, a counter, a clock and control logic When a conversion is required A signal (conversion request) is sent to the converter and the counter is reset to zero a clock signal increments the counter until the reference voltage generated by the D-A converter is greater than the analogue input At this point in time the output of the comparator goes to a logic 1, which notifies the control logic the conversion has finished The value of the counter is output as the digital value Counter-ramp Converter The time between the start and end of the conversion is known as the conversion time A drawback of the counter-ramp converter is the length of time required to convert large voltages We must assume the worst case when calculating conversion times Successive Approximation Converter Counter replaced by a register Contents of register decided by clock and control logic When a conversion is required: contents of register cleared V

文档评论(0)

gshshxx + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档