Simultaneous Multithreading’s Real Effect on Cache and Branch Prediction Performance.pdfVIP

下载本文档

4
0
约6.42万字
约 35页
2017-04-05 发布于江苏
举报
版权申诉

Simultaneous Multithreading’s Real Effect on Cache and Branch Prediction Performance.pdf

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Simultaneous Multithreading’s Real Effect on Cache and Branch Prediction Performance

CARNEGIE MELLON Department of Electrical and Computer Engineering~ Simultaneous Multithreading’s Real Effect on Cache and Branch Prediction Performance John A. Miller 1996 Advisor:: Prof. Nagle ~cgic \ Melh~,, Simultaneous Multithreading’s Real Effect on Cache and Branch Prediction Performance John Alan Miller 1.0 Abstract The lack of single application instruction-level parallelism significantly limited performance of supersca- lar microprocessors, which often find up to 80% of their hardware functional units idle. Simultaneous Mul- tithreading (SMT) is an architectural technique that attempts to utilize the idle functional units by enabling multiple threads to run concurrently on a single superscalar processor. Unfortunately, the increased num- ber of threads also increases the load on on-chip memory structures such as caches, Translations Looka- side Buffers (TLB), and branch target buffers (BTB). Unlike functional units, these hardware resources often run at near-peak utilization on a single-threaded machine, making them the limiting factor in single- thread performance and potentially preventing SMT from achieving significant performance improvement. This study examines the impact SMT has on the on-chip cache and branch target buffers. Unlike previous SMT studies, which have used application-only small-sized working set programs, this study measures SMT performance under large applications, including operating system code. Results: ˉ SMT can significantly improve thruput, even under memory intensive workloads. ˉ SMT increased IPCfrom 1.03 at one thread to 1.14 and 1.87 at two and four threads respectively. How- ever these numbers are about half as much as what was obtained from the SPEC92 benchmark suite. ˉ There is significant shar#zg of operating system code between different threads, without this sharing SMT with two threads performs worse than single thread performance. ˉ The choice of threads can have a significant impact on the performance of the SMT syst