- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
USB3.0设备控制器IP核IN端点的功能验证论文
Functional Verification about Device Controller IP Core
of USB3.0 of IN Endpoint
ABSTRACT
With the development of integrated circuit and function complicated degree,
functional verification of integrated circuit graduatly becomes a major task. Now, 60% to
70% of the whole development process work load is functional verification of integrated
circuit. Efficient verification method can not only ensure the correctness of the integrated
circuit design, but also be the key to improve integrated circuit design efficiency. IP reuse
technology is the core of modern integrated circuit design, and the design of IP core is one
of the most important parts. Improving the design efficiency must improve the accuracy of
the IP core, so the research of IP core functional verification has an important significance.
In this paper, the main contents are as follows:
(1) Deeply research on the standard of data link layer and protocol layer according to
functional specifications of a USB3.0 device controller IP core, including the transmission
ways of IN endpoint of the USB3.0 device controller, all kinds of packets and physical
significance of fields in the link command.
(2) Decision of test strategy. Test platform includes host, IP core and application core.
Then confirm subsidiary module function and implementation language Verilog according
to the function of each module.
(3) Integrate host, IP core and application core into a complete test system by
functional simulation of host and application core with Verilog.
(4) Wirting test vectors. IP core is able to be configured to bulk, interrupt, isochronous
transaction, and then it is simulated in the Modelsim through the test platform. Analysising
results and finding out errors in the IP core. Errors will be given feedback to the designers.
Then verify
您可能关注的文档
- N省非法口供排除规则运行情况调查报告.pdf
- n维复双曲空间上的离散群,稳定盆定理与基本域.pdf
- OCT4和OPN在胃腺癌中的表达及其临床病理学意义.pdf
- On Legal Translation and Its Contextualization.pdf
- On resolvable packing RMP(3,4,ν) and covering RMC(3,4,ν).pdf
- On pragmatic presupposition of leading questions in courtroom interaction.pdf
- On the Issues of Legislation of Personal Bankruptcy.pdf
- On the Value of Forensic Linguists as Expert Witnesses in the Administration of Justice in China.pdf
- ORACLE中国公司战略管理探析.pdf
- Ornstein-Uhlenbeck过程的剪切现象.pdf
文档评论(0)