基于systemverilog的网络处理器验证平台设计 verification platforms design of network processor based on system verilog.pdfVIP

  • 7
  • 0
  • 约9.76千字
  • 约 4页
  • 2017-08-21 发布于上海
  • 举报

基于systemverilog的网络处理器验证平台设计 verification platforms design of network processor based on system verilog.pdf

基于systemverilog的网络处理器验证平台设计 verification platforms design of network processor based on system verilog

第34卷第3期 电子器件 V01.34No.3 of ChineseJourealElectronDevices 201l 2011年6月 June VerificationPlatform’SofNetworkProcessorBasedon Design LIU Haizhou2,LI Peijunh,SHI Men91,FENG Kan91,MA Jiangyil Circuit Xidian InstructionBaseFor Talent,hoolofMicroelectronim

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档