熔丝位(fuse).docVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
熔丝位(fuse)

熔丝位(fuse) Look at the data book. Its very detailed. I extracted it from the M8 data book. The new version of SLISP also contains detailed instructions fuse Table 87. fuse bit high byte The fuse high byte bit number describes the default value RSTDISBL (4) 7 if the PC6 is the I/O pin or the RESET pin, select 1 (not programmed, PC6 is the RESET- pin) WDTON 6 WDT opens 1 (not programmed, enabled by WDTCR WDT) SPIEN (1) 5 enables serial program and data download 0 (already programmed, SPI programming enabled) CKOPT (2) 4 oscillator option 1 (not programmed) EESAVE 3 executes the chip erase when the contents of the EEPROM are retained 1 (not programmed, and the EEPROM contents are not retained) BOOTSZ1 2 selects the size of the Boot zone (see Table 82) 0 (programmed) (3) BOOTSZ0 1 selects the size of the Boot zone (see Table 82) 0 (programmed) (3) BOOTRST 0 selects the reset vector 1 (not programmed) Notes: 1. in SPI serial programming mode, the SPIEN fuse bit is not accessible. The 2. CKOPT fuse bit function is determined by the CKSEL bit setting, as shown in P 23, clock source.. The default value of 3. BOOTSZ1..0 is the maximum Boot size, as shown in P 207Table 82. 4. when programming RSTDISBL fuse bits, parallel programming uses other fuse bits or performs other programming modes. Table 88. fuse bit low byte Fuse bit low bit bits describe default values BODLEVEL 7 BOD trigger level 1 (not programmed) BODEN 6 BOD enable 1 (not programmed, BOD disabled) SUT1 5 selects boot time 1 (not programmed) (1) SUT0 4 selects boot time 0 (programmed) (1) The CKSEL3 3 selects the clock source 0 (programmed) (2) The CKSEL2 2 selects the clock source 0 (programmed) (2) The CKSEL1 1 selects the clock source 0 (programmed) (2) The CKSEL0 0 selects the clock source 1 (not programmed) (2) Notes: 1. gives the maximum start time for the default clock source and the default value of SUT1..0. See P 27Table 10 for details. The default setting of 2. CKSEL3..0 causes the on-chip RC oscillator t

您可能关注的文档

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档