TutorialCompilation System for Throughput-driven Multi-core :吞吐量驱动的多核心tutorialcompilation系统.ppt

TutorialCompilation System for Throughput-driven Multi-core :吞吐量驱动的多核心tutorialcompilation系统.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
TutorialCompilation System for Throughput-driven Multi-core :吞吐量驱动的多核心tutorialcompilation系统

/labs Micro-37 Tutorial Compilation System for Throughput-driven Multi-core Network Processors Michael K. Chen Erik Johnson Roy Ju {michael.k.chen, erik.j.johnson, roy.ju}@ Corporate Technology Group Intel Corp. December 5, 2004 Agenda Project Overview Domain-specific Language High-level Optimizations Code Generations and Optimizations Performance Characterization Runtime Adaptation Summary Project Overview Part of the Shangri-la Tutorial presented at MICRO-37 December 5, 2004 Outline Problem Statement Overview of Shangri-la System Status and Teams The Problem Shangri-La Overview Architectural Features of Intel? IXP Processor Heterogeneous, multi-cores: Intel Xscale? Processor (control) and MicroEngines (data) Memory hierarchy Local memory (LM): distributed on MEs No HW cache Scratch, SRAM, DRAM: shared Long memory latency MicroEngine: Single issue; deferred slots Light-weighted HW multi-threading Event signals to synchronize threads Multiple register banks and constraints as operands in instructions Limited code store Packet Processing Applications Types of apps: IPv4 forwarding, L3-Switch, MPLS (Multi-Protocol Label Switch), NAT (Network Address Translation), Firewall, QoS (Quality of Service) Characteristics of packet processing apps: Performance metric: throughput (vs. latency) Mostly memory bound Large amount of packets without locality Smaller instruction footprint Execution paths tend to be predictable Anatomy of Shangri-La Baker Language Familiar to embedded systems programmers Syntactically “feels like” C Simplifies the development of packet-processing applications Hides architectural details Single-level of memory Implicit threading model Modular programming – encapsulation Domain-specific Data flow model Actors and interconnects (PPFs and channels) Built-in types, e.g. packet Enables compiler to generate efficient code on target CMP hardware Shangri-la Example Compiler and Optimizations Perform program and data partitioning Cluster multiple fi

文档评论(0)

a888118a + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档