- 1、本文档共14页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
ASIC和FPGA的混合系统
英文资料及中文翻译
A hybrid ASIC and FPGA Architecture
FPGA is English Field Programmable Gate Array abbreviation, namely the scene programmable gate array, it is the product which in PAL, GAL, EPLD and so on in the programmable component foundation further develops. It is took in the special-purpose integrated circuit (ASIC) domain one kind partly has custom-made, both solves has had custom-made the electric circuit which the electric circuit appears the insufficiency, and has overcome the original programmable component gate number limited shortcoming.
FPGA used logical unit array LCA (Logic Cell Array) this kind of new concept, the interior including has been possible to dispose logical module CLB (Configurable Logic Block), output load module IOB (Input Output Block) and internal segment (Interconnect) three parts. The FPGA essential feature mainly has:
Uses FPGA to design the ASIC electric circuit, the user does not need to throw the piece production, can obtain the chip which comes in handy. - - 2) FPGA may make other all to have custom-made or partly to have custom-made the ASIC electric circuit the experimental preview.
The FPGA interior has the rich trigger and the I/O pin.
FPGA is in the ASIC electric circuit designs the cycle to be shortest, the development cost is lowest, one of risk smallest components.
FPGA is in the ASIC electric circuit designs the cycle to be shortest, the development cost is lowest, one of risk smallest components.
FPGA uses the high speed CHMOS craft, the power loss is low, may and CMOS, the TTL level is compatible.
It can be said that, the FPGA chip is the small batch system enhances the system integration rate, one of reliable best choices. FPGA is by deposits the procedure establishes its active status in internal RAM, therefore, time work needs to carry on the programming to internal RAM .The user may act according to the different disposition pattern, selects the different programming method.
When adds the electricity, the FPGA
您可能关注的文档
- 500强经营管理案例精粹 微软的成功经验.doc
- A Brief Guide to Writing A ComparisonContrast Essay一个简短的指南,写一篇comparisoncontrast.doc
- A Neurological Perspective on SLA Study 新世纪神经学视角.ppt
- AADL文献综述.doc
- A-地层实测剖面的选择及测制.ppt
- AA公司仓库内部布局.ppt
- AA式词语详解.doc
- ABS规范 ABS中文版.doc
- ABAQUS公司介绍.ppt
- Academic Honesty, Academic Dishonesty, and Plagiarism :学术诚信的学术欺诈和剽窃,,.ppt
最近下载
- 一种含锂铝废电解质综合利用的方法.pdf VIP
- Unit 2 This is my sister 大单元整体教学设计解读(人教版七年级上).pdf
- (高清版)BT 44026-2024 预制舱式锂离子电池储能系统技术规范.pdf VIP
- 云计算基础架构平台应用 项目8-OpenStack存储服务.ppt
- 2024京东自营初级售前客服考试及答案1.docx VIP
- 河北省石家庄市2021-2022学年高一下学期期末考试化学试题.docx VIP
- 食管支架术后护理查房.pptx
- 视频生成模型的性能提升与评估方法.pptx
- (正式版)BT 44026-2024 预制舱式锂离子电池储能系统技术规范.docx VIP
- 中国急性缺血性脑卒中诊治指南.ppt
文档评论(0)