- 1、本文档共38页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
安徽大学电院微电子专业外语PPT课件1
Basic MOS Device Physics We begin our study with the structure of MOS transistors and derive their I/V characteristics. Next, we describe second-order effects such as body effect, channel-length modulation, and subthreshold conduction. 注意body effect, channel-length modulation, subthreshold conduction Design of Analog COMS Integrated Circuit body effect, channel-length modulation,… body effect 衬底效应 体效应 channel-length modulation 沟道长度调制 subthreshold conduction 亚阈值传导 Design of Analog COMS Integrated Circuit Basic MOS Device Physics We then identify the parasitic capacitances of MOSFETs, derive a small-signal model, and present a simple SPICE model. 注意parasitic, derive, SPICE Design of Analog COMS Integrated Circuit Parasitic, derive, … Parasitic英音:[,p?r?sitik]美音:[,p?r?s?t?k] 寄生的 derive英音:[diraiv]美音:[d?ra?v] 取得,得到 Design of Analog COMS Integrated Circuit SPICE SPICE(Simulation program with integrated circuit emphasis)是最为普遍的电路级模拟程序,各软件厂家提供提供了Vspice、Hspice、Pspice等不同版本spice软件,其仿真核心大同小异,都是采用了由美国加州Berkeley大学开发的spice模拟算法。 .subckt nand op a b ... .end Design of Analog COMS Integrated Circuit Basic MOS Device Physics We assume that the reader is familiar with such basic concepts as doping, mobility, and pn junctions. 注意doping, mobility, and pn junctions Design of Analog COMS Integrated Circuit doping, mobility, … doping [英] [ ?d?upi? ] [美] [ ?dop?? ] n. (半导体)掺杂(质),加添加剂[填料] mobility英音:[m?ubiliti]美音:[mob?l?t?] 迁移率 pn junctions pn结 Design of Analog COMS Integrated Circuit so as to 课上作业 CMOS circuits are used in many applications from gate arrays to control logic. They have the advantage over NMOS circuits in that they do not require active pull-up loads. For a CMOS inverter stage only one of the transistors conduct at a time. In the low output state the pull-down transistor conducts and the pull-up transistor is off. When the output is high the pull-up transistor conducts and the pull-down transistor is off. Pure CMOS circuits conduct very little current
您可能关注的文档
最近下载
- 2025湖北武汉市汉阳区招聘社区干事40人备考试题及答案解析.docx VIP
- 新能源汽车试题库(附答案).docx VIP
- 《碳纤维片材加固混凝土结构技术规程》(2022年版).pdf VIP
- 2023年地面及屋面分布式光伏发电工程HSE作业指导书(最终版).docx VIP
- 常用塑料特性及塑料成型工艺.pdf VIP
- 甲烷安全技术说明书MSDS.pdf VIP
- 统编版语文四年级上册第五单元素养评估(含答案).docx VIP
- 入党志愿书电子版模板(空白) .doc VIP
- 五年级下册生字练字帖硬笔书法.pdf VIP
- 《国有企业管理人员处分条例》考试题库200题(含答案).docx VIP
文档评论(0)