数字考题英文04.docVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
数字考题英文04

考试时间 120 分钟 试 题 班级 学号 姓名 Part I ( 40% ) Convert the following BCD8421 number to a. decimal b. Binary c. BCD excess 3 0101)8421 =( )10 =( )2 =( )excess3 For the following expression , F=B’C’D’+B’C’D+A’B’CD’ + AB’CD’ a. plot F on the K-map show product of standard sum terms form (maxterms) in numeric form: F= c. show sum of standard product terms form (minterms) in numeric form: F= 3. For F=Σ(2,8,9,10,12,13)+Σd(0,15), Reduce to a minimum sum of products form: F= Draw the block diagram of a two-level NAND gates circuit. For the following circuit, find an algebraic expression (in any form). form the truth table of the circuit. describe its function(功能) A B F1 F2 F3 F1= F2= F3= The function: For the following circuit, find the equations (J,K,Q*) and draw timing diagram. J1= K1= Q1*= J2= K2= Q2*= Z= Part II ( 40% ) 1. For the following circuit, show state table and determine output sequence Z . 2. For the following counter Find the initial state and final state of the counter, respectively for x=0 and x=1. Determine the module (M=?), respectively for x=0 and x=1. 3. For the following state table (initially state S0), Show reduced state table and the state diagram Complete the trace of output Z when the trace of input x is shown as following. X 0 0 1 0 1 0 1 1 0 1 0 1 1 0 Z 4. For the following circuit. Analysis the circuit, show main state table and describe its function(功能) Draw the timing diagram of output Z. Part III ( 20% ) We have a decoder (74138 3 to 8 ) with three inputs and eight active low outputs, labeled 0 through 7. In addition, there are an active high enable(E1) and two active low enable(E2a,E2b).We wish to implement the fo

文档评论(0)

yan698698 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档