基于xtsaes的主机加密卡的fpga的设计与实现-fpga design and implementation of host encryption card based on xt saes.docxVIP

  • 16
  • 0
  • 约5.86万字
  • 约 71页
  • 2018-05-18 发布于上海
  • 举报

基于xtsaes的主机加密卡的fpga的设计与实现-fpga design and implementation of host encryption card based on xt saes.docx

基于xtsaes的主机加密卡的fpga的设计与实现-fpga design and implementation of host encryption card based on xt saes

ABS1RACTABS丁RACTWi由 the development of storage technology and network technique,storage security is getting more and moreωnc田ns. Since data is the ∞re of the whole storagesystem,how to protect data h础 beωme the key point.阻EE Comput町 Security Committee has proposed XTιAES a1gorithm bωed P1619 protoco1.白山thesis desígnsa hardware encryption card by applying P169 pr时l0ω1.This paper introduces tweakable block cipher technology and ana1yses 也ree∞nstruction schemes of tweak.able block cipher,and describ即 XTS-A卫S algori伽mwhich based on XEX construction scheme in details.机ùs paper desìgns an en町yption card based on pc?. First,伽is paperωmplete the whole FPGA desi伊1,which inc1udes two parts: 如t目active part and mαyptionldeαyption processing part. 咀le fisrt part implements 也.e int町active jobbetween host and the card through pc? in DMA translate rnode,pu忧ing data into RAM and FIFO; the later one dea1s wi也出.e implement of the XTS-AES a1gorithm. Seω,ndly, 由ispap町 implys AES algorithm on FPGA 由rough a new pipeline wa:弘 takes electronic∞de book (ECB) mode,∞mpletes 15 rounds data trans如nnations by using two唱tagepipeline. At last,after a functional simulation under rnodelsirn ,this card is implemented based on MLS55 eavlution plat如Inn,and ∞mp盯es the data captured and 由e data basedon P1619,then verifies 也e feasibi1ity and correctness of the design. Unlikely traditiona1 m町yption device,也is encryption card is designed specia1y 也r store sysytem based on P1619.Keywords: P1619,tweak:able block ciph町 XTS-AES ,host enαyption cardII阁表目录图表目录图 2-1 PCI Express 系统基本架构………,………… 10阁 2-2 PCI-E 分层结构图………………………………………………………… 11罔 2-3 生机发起 MWr 流程………………………………………………….12 图 2-4主机发起 h在Rd 流程…………………… ...12 图 2-5FPGA 发起的读命令……… 12阁 2-6FPGA 发起的写命令……………………………………… 13图 3-1 xts-aes-blockenc 加密结构图川………………………………… ..15 阁 3-2x饵-aes巾lockenc 解密结构图………………………… 15 圈 3-3AES 的加密和解密…………. 17圈 3-4加密的 S 盒…川…川………………………………..……………川..… 18 阁 3δ 解密的逆 S 愈………………………………………………………… 19 图 3-6 字节代换示意图……………………………………川… 19圈

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档