Chapter 11 Understanding and Programming the Bootloader TI C5000官方教材.pptVIP

下载本文档

3
0
约1.35万字
约 35页
2018-05-21 发布于天津
举报
版权申诉

Chapter 11 Understanding and Programming the Bootloader TI C5000官方教材.ppt

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Chapter 11 Understanding and Programming the Bootloader TI C5000官方教材.ppt

ESIEE, Slide * DSP C5000 Chapter 11 Understanding and Programming the Bootloader BOOT Loader General Features Bootloader is used to transfer code from an external source into internal or external program memory following power-up. Code can be stored in slow non-volatile memory, and be transferred to high-speed memory to be executed. BOOT Loader How Does the DSP Boot? At Reset: Execution begins at location FF80h of the on-chip ROM if the MP/MC pin is low, external ROM otherwise. At FF80h a branch instruction jumps to the bootloader program It sets up the CPU status registers before initiating the bootload. Interrupts are globally disabled and internal RAMs are mapped into program/data space (OVLY = 1). All program and data accesses are done with 7 Wait States. The size of the external memory bank is set to 4K words. BOOT Mode Selection The bootloader reads the I/O port address 0FFFFh by driving the I/O strobe signal low. The lower eight bits of the word read from I/O port address 0FFFFh specify the mode of transfer. The boot routine selection (BRS) word determines the boot mode. 16-Bit/8-Bit Parallel Boot If the code is stored in EPROMs (8 or 16 bits wide) parallel boot option is used. The code is transferred from data to program memory. The 6 MSBs of the source address are specified by the SRC field of the BRS word If 16-bit parallel mode is selected, data is read in 16-bit words from the source address with auto-incremented . The destination address and the length of the code are specified by the first two 16-bit words. After the code is transferred to program memory, the C54 branches to the destination address. 8-bits EPROM Parallel Boot 2 Memory locations are read to make the 16-bit word of program memory EPROM Parallel Boot Flowchart I/O Boot In I/O boot mode, asynchronous transfer of code is done from I/O address 0h to internal/external program memory. Word can be 16 or 8 bits long. The DSP communicates with external devices using the BIO and