网站大量收购独家精品文档,联系QQ:2885784924

43Gbs Differential TransimpedanceLimiting Amplifiers 43例格林巴利综合征鉴别阻限幅放大器课件.ppt

43Gbs Differential TransimpedanceLimiting Amplifiers 43例格林巴利综合征鉴别阻限幅放大器课件.ppt

  1. 1、本文档共25页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
43Gbs Differential TransimpedanceLimiting Amplifiers 43例格林巴利综合征鉴别阻限幅放大器课件

6-k?? 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range Outline Overview Broadband low-noise amplifier topologies and design methodology Circuit design and features Measurement results Summary Low-noise broadband amplifier topology Goals Minimize noise when circuit operated as TIA with 60-fF photodiode and As 50-W voltage preamplifier Maximise dynamic range by using on-chip active feedback that does not degrade overall noise. Low-noise broadband topology choices EF-input stages have series feedback which increases noise impedance and results in very high noise figure. Noise figure topology analysis Diff. INV stage with on-chip 50 ??resistors?has low-to-moderate noise but poor broadband S11 F(Z0 = 50 W) = 1 + [1 + (wLF/Z0)2]-1 + GntZ0 + RntZ0(Ycort + 2/Z0)2 where: Gnt = G w2LEOPT, Ycort = jBwLEOPT and Rnt = R/LEOPT Diff. TIA stage matched to 50 ? offers lowest noise and broadband S11 matching F(Z0) = 1 + (Z0/RF)[1+(wLF/RF)2]-1 + GntZ0 + RntZ0(Ycort + 1/Z0 +1/RF )2 If RF=Z0 the two stages have identical Noise Figure. Transistor sizing for noise impedance Inverter input stage with matching 50-??resistors?has moderate transistor size (lEOPT) and bias current. lEOPT = [2/(wZ0)][R/(G + RB2)]1/2 TIA stage matched to 50 ? offers lowest size (since RF Z0) and bias current. lEOPT = (1/w)(1/RF + 1/Z0)][R/(G + RB2)]1/2 where R, G, B are technology-specific noise parameters TIALA specifications TIALA block diagram TIA stage schematics Peak detector and output stage DC auto-zero feedback stage Chip microphotograph Fabricated by HRL-Laboratories 1 ?m, 160-GHz InP/InGaAs HBT process Substrate height of 100 ?m Two metal layers MIM capacitors Metal resistors 70-? CPWs for isolation On-wafer DC output offset measurements Output differential DC-offset less than 40 mVpp for entire range of input DC current On-wafer S-parameter measurements TIA BW3dB 38 GHz TIA Tz gain 540 ? TIALA BW3dB 36 GHz TIALA S21 40 dB

您可能关注的文档

文档评论(0)

manyu + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档