纳米级低功耗sar ad转换器设计研究-design and research of nanoscale low power sar ad converter.docxVIP

  • 46
  • 0
  • 约6.14万字
  • 约 74页
  • 2018-07-27 发布于上海
  • 举报

纳米级低功耗sar ad转换器设计研究-design and research of nanoscale low power sar ad converter.docx

纳米级低功耗sar ad转换器设计研究-design and research of nanoscale low power sar ad converter

摘要 摘要 万方数据 万方数据 万方数据 万方数据 摘要 逐次逼近型模数转换器(SAR ADC)在诸如生物医疗设备、无线传感器网络和消 费电子系统等中等速率、中等精度应用场合受到了广泛的青睐。为了能让这些电 池供电、无线能量获取供电的设备能长期工作,低功耗 SAR ADC 的设计显得尤为 重要。随着 CMOS 工艺的进步,基于纳米级工艺实现的 SAR ADC 也逐步能满足 一些高速应用,并且有着更低的功耗。 论文首先提出了一种低速低功耗 SAR ADC。通过研究不同电容开关时序的开 关功耗,提出了一种高效的电容开关时序。同时,详细分析了动态比较器的失调 电压和噪声性能。最后,提出了基于动态逻辑的 SAR 控制技术。基于 SMIC 0.18μm CMOS 工艺的流片测试结果表明,所设计的 ADC 在 1.0V 工作电压、200KS/s 采样 速率时,SNDR 为 56.42dB,功耗为 1.4μW。面向多种精度宽带宽的应用,基于 90nm CMOS 工艺提出了一种高速异步可配置 SAR ADC,并完成了电容开关方案、高速 比较器、SAR 控制逻辑和异步控制电路的设计。后仿真结果表明在 1.0V 电源电压 时,8 位、200MS/s 工作模式下,ADC 的 SNDR 为 49.0dB,功耗为 1.56mW;在 10 位、100MS/s 工作模式下,ADC 的 SNDR 为 59.28dB,功耗为 1.06mW。 关键词:逐次逼近型 ADC 低功耗 电容开关时序 异步 CMOS Ab Abstract 万方数据 万方数据 万方数据 万方数据 Abstract Successive approximation register analog-to-digital converters (SAR ADCs) are widely used in medium-speed medium-resolution applications such as biomedical devices, wireless sensor nodes, and consumer electronic systems. To make life-time of devices which powered by battery or wireless energy, the low power SAR ADC design is becoming more critical. With the advancement of technology, SAR ADCs realized based on nanoscale CMOS process can also meet the requirement for high-speed applications and achieve lower power. First, a low-speed low-power SAR ADC is designed in this thesis. By analyzing the switching energy of several capacitor switching procedures, a novel energy-efficient capacitor switching procedure is proposed. Furthermore, detailed analysis of offset and noise of dynamic comparator is presented. Finally, dynamic logic is introduced to reduce the digital power consumption. The prototype was fabricated in SMIC 0.18μm CMOS technology. At 1.0V supply voltage and 200KS/s, the ADC achieves SNDR of 56.42dB and consumes 1.4μW. The thesis also presents a high-speed asynchronous configurable SAR ADC for multi-accuracy and wide bandwidth applications. The capacitor switching procedure, high-speed comparator, SAR logic and asynchronous control circuit have been designed in detail. The post-la

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档