基于FPGA的数字乘法器性能比较.pdfVIP

  • 17
  • 0
  • 约1.24万字
  • 约 5页
  • 2019-03-14 发布于广西
  • 举报
’ V01.34 第34卷第6期 电子器件 No.6 Chine—Je ofElectronDevices 2011年12月 Journal Dec.2011 Performance forFPGA-Based Comparisons Multipliers+ Digital jU Lan Xin‘。TIAN F帆g。MA (CollegeofInformation 250100,China) ScienceEngineering,ShandongUniversity,.矗nan Abstract:Theand offourkindsofFPGA whicharenamed principlesrealizingprocesses digitalmultipliers array. andBoothare ofthefourkindsofFPGA table,shift-add describedin simulationand 100k.up detail.By synthesizing inAheraFPGA in andresources arealso digitalmultipliers chip.theperformances consumptionpresented speed 4x4and16X16 as with resultsshowtheBooth hasevident digital advantages multipliersexamples.The muhiplier when has datawidthwhilethe in shift—add caneconomizeresources Multiplierlarger multiplier chip. resources Keywords:digitalmultiplier;FPGA;computing speed;logic consumption EEACC:7220 doi:10.3969/j.issn.1005-9490.2011.06.027 基于FPGA的数字乘法器性能比较水 鞠 芳,马 昕’,田 岚

文档评论(0)

1亿VIP精品文档

相关文档