数字逻辑设计编码器+三态门分析报告.pptVIP

数字逻辑设计编码器+三态门分析报告.ppt

  1. 1、本文档共48页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Class exercise realize the logic function F with 3-to-8 decoder and logic gates. Answer Key 1 realize the logic function F with 3-to-8 decoder and logic gates. Answer Key 2 realize the logic function F with 3-to-8 decoder and logic gates. Answer key for example 1 Review of Last Class Decoder 74X138 74X139 Cascading Binary Decoders BCD Decoder Seven-Segment Decoders The 74x139 Dual 2-to-4 Decoder Seven-Segment Decoders 6.5 Encoder ENCODER (P408) If the device’s output code has fewer bits than the input code, the device is usually called an encoder. Probably the simplest encoder to build is a 2n-to-n or binary encoder. encoder(编码器) encoder (编码器) encoder (编码器) If multiple requests can be made simultaneously , how can the encoding device decide which? The solution is to assign priority to the input lines, so that when multiple requests are asserted, the encoding device produces the number of the highest-priority requestor. Such a device is called a priority encoder. (P408) 6.5.1 Priority Encoders (P410 ) (优先编码器) Logic symbol for a generic 8-input priority encoder. 6.5.2 The 74x148 Priority Encoder (P411) The 74x148 is a commercially available, MSI 8-input priority encoder. The EO_L signal is an enable output designed to be connected to the EI_L input of another ’148 that handles lower-priority requests. (P412) Two 74x148 cascaded to handle 16 requests. Class exercise 6.6 Three-State Devices (三态缓冲器) 6.6 Three-State Devices (三态缓冲器) (P418) 6.6 Three-State Devices (三态缓冲器) (P418) 三态缓冲器(三态驱动器) Typical three-state devices are designed so that they go into the Hi-Z state faster than they come out of the Hi-Z state. 6.6.2 Standard SSI and MSI Three-State Buffers 74X574 74X245 (P 514) 6.47 6.52, 6.53, 输入:由8?64,需8片74x148 每片优先级不同(怎样实现?) 保证高位无输入请求时,次高位才工作 高位芯片的EO

文档评论(0)

ss55863378 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档