- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
lyx_Ch_10
William Stallings Computer Organization and Architecture6th Edition Chapter 10 Instruction Sets: 指令集 characteristics and Functions §10.1 Machine instruction characteristics The complete collection of instructions that are understood by a CPU Machine Code Binary Usually represented by assembly codes 2.Elements(成分) of an Instruction Operation code (Op code) 操作码 Do this Source Operand reference 源操作数的信息 To this Result Operand reference目标操作数的信息 Put the answer here Next Instruction Reference下一条指令的信息 When you have done that, do this... Where have all the Operands gone? Main memory (or virtual memory or cache) CPU register I/O device 3.Instruction Representation In machine code each instruction has a unique bit pattern For human consumption (well, programmers anyway) a symbolic representation is used 用符号表示 e.g. ADD, SUB, LOAD Operands can also be represented in this way ADD A,B (A and B are symbolic address) 4. Simple Instruction Format (1) Instruction Types — opcode Data processing —Arithmetic and logic instructions Data storage (main memory) —Memory instructions Data movement (I/O) —I/O instructions Program flow control —Test and branch instructions (2) Number of Addresses (a) 4 addresses: Operand1, Operand2, Result, Address(next instruction) Be extremely rare, because of PC. 3 addresses Operand 1, Operand 2, Result (A) ? (B) + (C) ;(A,B and C are symbolic address) May be a forth - next instruction (usually implicit) Not common Needs very long words to hold everything —e.g.Length of address=16 bits —Need 16 x 3=48 bits for operand address Number of Addresses (b) 2 addresses One address doubles as operand and result e.g. (A) = (A) + (B) Reduces length of instruction Requires some extra work Temporary storage to hold some results Number of Addresses (c) 1 address Implicit second address Usually a register (accumulator(AC)) E.g. (AC)+(B) —(AC) Common on early machines Number of Addresses (d) 0 (zero) addresses All addresses imp
文档评论(0)