- 1、本文档共27页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
天津大学数字集成电路第三讲反相器
* dc points located at the intersection of the corresponding load lines Note all operating points are located either at the high or low output levels * For lecture VTC of the inverter exhibits a very narrow transition zone; high gain during switching transient (when both PMOS and NMOS are simultaneously on and in saturation). In that region, a small change in input voltage results in a large output voltage variation. Indicate on VTC plot where VTn and VTp lie * For class. response determined mainly by the output capacitance of the gate, CL - drain diffusion capacitance of the NMOS and PMOS transistors; the connecting wires, and the input capacitances of the fan-out gates A fast gate is built either by keeping the output capacitance small or by decreasing the on-resistance or the transistor (or both) Decreasing the on-resistance achieved by increasing the W/L ratio of the device Be award that the on-resistance of the NMOS and PMOS transistors is not constant; rather it is a nonlinear function of the voltage across the transistor * A high gain in the transition region is VERY desirable. In the extreme case of an infinite gain, the noise margins simplify to VOH – VM and VM – VOL for NMH (ideally, VDD – VM) and NML (ideally, VM – GND), respectively, and span the complete voltage swing. * Note: simulation overestimates the gain – as seen on the next slide, the maximum gain (at VM) is only -17 And piece-wise linear approximation model is optimistic wrt noise margins. Low output resistance is a good measure of the sensitivity of the gate wrt noise induced at the output and should be as low as possible. * A good device has a small oxide thickness (-3nm), a small length (-25nm), a higher width (+30nm) and a smaller threshold (-60mV). The opposite is true for a bad device. * Not the best curve for 0.5 supply (but the best I could do in ppt). Observations The gain of the inverter in the transition region increases with a reduction in Vdd. For a fixed r, VM is pr
文档评论(0)