CENnode interface 电力线载波资料.pdf

  1. 1、本文档共10页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
CENnode interface 电力线载波资料

Application Note #0057 CENode Interface Introduction This document is intended to aid software engineers in the design of firmware to work with Intellon Corporation’s CENode products. The CENode Interface is an embedded parallel interface between a user supplied microprocessor and Intellon’s CEBus compliant power line (PL) and CEBus radio frequency (RF) products for OEM applications. The CENode Interface supports the transmission and reception of EIA-600 Consumer Electronics Bus (CEBus) data packets, and provides control over CEBus Data Link control parameters. The CENode interface is based on EIA-600 CEBus Data Link Medium Access Control (MAC) frame. The CENode interface is similar across the Intellon power line and radio frequency products listed in Table 1. Description The CENode Interface is symmetric between the user supplied host microprocessor and Intellon’s CENode device (see Figure 1). The interface consists of bi-directional data, write signal, and strobe signals. The CENode Interface defines a “master” when either side of the interface has asserted the appropriate Write signal. Only the “master” can output signals to the data lines. The pin signals are described in Table 2. Parallel Data Host Strobe Host Processor Data Link Host Write Data Link Strobe Data Link Write Figure 1 - SymmetricCENode Interface October 1996

文档评论(0)

skvdnd51 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档