基于foga的otn业务逻辑拆分系统的研究与应用-控制科学与工程专业论文.docxVIP

基于foga的otn业务逻辑拆分系统的研究与应用-控制科学与工程专业论文.docx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于foga的otn业务逻辑拆分系统的研究与应用-控制科学与工程专业论文

AB AB STRACT OTN technology is the compromise production between the electric network and all_optical network,it transplant the Strong and pefect OAMP idea and function of SDH to the WDM optical network.making up the defect of current、ⅧM system in performance surveillance and maintainance.But as the O盯呵exchange devices of core OTN technology are not be used all the time.the main reasons are exchange chip’S exchange unit can only support ODUl(2.5G),ODU2(10G) and advanced operations are still not mature.as the ODU exchange chip’S exchange capacitance IS not large enough,SO how to support the ODU2 (1 OG)operations transfer on the ODU I(2.5G)’S PCB is key to the logic splitter system. This discourse introduce a way to realize 8 paths OTU 1.L or 8 paths [OTU2v—L]/4 to 2 paths OTU2v.L with FPGA.each FPGA will finish 8 paths OTU 1-L or 8 paths[OTU2v—L]/4 to 2 paths OTU2v.L,s Map/Demap,and implement the master and slave harmless switch.each FPGA do with 2 paths 1 0G operation. The thesis research the path monitor method in detail.including recovery clock monitor technique、data signal lOSS monitor technique、 flame lOSS monitor technique、multi flame lOSS monitor technique、and also do research to the payload data loss monitor;On the logic splitter,it provides the way of ingress data frame splitter and egress data combination,makes the OTU2 operation can pass on the OTU 1_velocity PCB;in the process of ingress data double transmission and egress data selective receiption,in order to ensure the data transmit stablely when they are switch between master and slave,we have provided a new frame alignment research way,adding the frame alignment before the OTU2 combination,this way comfirm the data switch stably;in the design process of clock reset,providing a global reset and channel reset technique,it is useful for reference in projects design;on the design of high speed interface,adopting the Xilinx’IPcore technique,the thesis do the research and application on the data se

您可能关注的文档

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档