基于fpga的数字触发器的研究与实现-控制科学与技术·检测技术与自动化装置专业论文.docxVIP

基于fpga的数字触发器的研究与实现-控制科学与技术·检测技术与自动化装置专业论文.docx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于fpga的数字触发器的研究与实现-控制科学与技术·检测技术与自动化装置专业论文

AbstractABSTRACT Abstract ABSTRACT The development of pulse controller,which is one of the most important parts in electric locomotive,has experienced several periods:from analogical separated components structure to microprocessor controlling structure to the united controlling by FPGA(Field Programmable Gate Array)and microprocessor.During this process,the reliability of the system has been strengthened,and the processing performance has been faster,and the cost keeping going down.The pulse controller of SS electric locomotive is designed to realize two main functions:first, communicates with the microprocessor board to accept the controlling open-vectors; second,generates the pulse train to trigger the thyristor timely. The pulse generator designed by this paper is based on SS electric locomotive’S pulse controller board.The pulse generator accepts instructions from the microprocessor controlling board,using some logic circuits of the trigger controlling module inside FPGA,to make the decision whether to generate the pulse train.The system accepts the trigger controlling vectors(Uel or Ue4)from the microprocessor controlling board,converts the analogical vectors into the digital 12 bits data through the A/D convertor,then puts it into the 12-bits-counter,which will decrease by one each clock.When the counter goes to zero,the digital pulse generator generates the pulse train.The pulse train consists ofa series ofpulses:the first pulse’S width is 40us, and the later pulses are 20us,SO the first pulse triggers the thyristor to open as much as possible in favor of decreasing the thyristor gate errors.The pulse amplify circuit amplifies the pulse train from 5v to 48v to be able to trigger the thyristor.This paper first simulates the digital trigger circuit using computer,then loads it down onto FPGA and tests the circuit.So the digital pulse generator completed the task of triggering ofthe thyristor for first step. The design of digital pulse generator,which uses the

您可能关注的文档

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档