论文汉译英.docVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
论文汉译英

论 文 科技英语 学 院: 大数据与信息工程学院 专业名称: 集成电路工程 姓 名: 学 号: 2014年 12 月 Application of Logic Synthesis in Digital IC Design Abstract:With the increasing of scale and complexity in digital IC,it is much more difficult to conduct the design of digital IC.In order to improve IC design,the automatism design is widely used in the field of IC.By means of the design software,the efficiency of IC design is improved greatly.This paper primarily discusses the logic synthesis in the design of digital IC. Key words:Digital IC;Logic synthesis;IC design 1. The summary of logic synthesis What is the logic synthesis? Logic synthesis refers to the application of relevant software tool reads the IC designer RTL (Register-Transition-Level) Verilog HDL or VHDL source code, to the semiconductor process repository as the goal, in the timing or area constraint, the RTL source code mapping has become a process of gate level netlist of logic synthesis will be. Design of IC designers intention into actual circuit connection form, it is a bridge to IC design flow in connection with the front-end and back-end, subsequent processing to design are gate level meter network generated in logic synthesis are based. 2. The methods of logic synthesis 2.1 The process of logic synthesis The process of logic synthesis is mainly divided into four parts: first, the establishment of logic synthesis environment, the path set includes a semiconductor technology library and on the use of some special components in the technology library set; secondly, read into the design and target library and constraint file; third, to optimize the logical design; fourth, analyze the time sequence on the optimized design, if not up to binding targets, you need to modify the design and repeat the above process. Is a comprehensive process figure 1 shows. 2.2 The methods of logic synthes

文档评论(0)

dashewan + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档