A Programmable Logic Controller Timer System based on Parallel Operation.docVIP

A Programmable Logic Controller Timer System based on Parallel Operation.doc

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
A Programmable Logic Controller Timer System based on Parallel Operation.doc

A Programmable Logic Controller Timer System based on Parallel Operation   Abstract: According to the work principle of small PLC, the timer operation instruction, this paper puts forward a parallel algorithm using the FPGA design a small PLC timing system, describes the design principle of the timer system, and the simulation of the system design vivificates timer and its function. The design and manufacture process of users in program execution module programmable logic controller (PLC) in RAM memory unit operation, not the timer, it with only a few execution time programmable logic controller (PLC) of user programs.   Key words: PLC; FPGA; parallel operation   1 Introduction   The timer is an important soft-devices programmable logic controller (PLC) [1] [2], and on the basis of time relay control system can be used as the relay. The timer is widely used in automatic control system, such as sampling time, regularly check, timing scan, etc, is to achieve timing time come programmable hardware, software regularly and programmable hardware of this time. Programmable logic controller (PLC) provide hundreds of thousands of timer [3] [4], and their timing unit usually has three like a ms, 10 ms and 100 milliseconds. If the timer to realize all by hardware design, it would be relatively simple, but take up a lot of hardware resources. Therefore, it has great practical significance, such this large number of timer function is reasonable. This paper puts forward a kind of using the FPGA parallel algorithm theory, design a kind of small PLC timing system. The timer system by the clock generator, time unit, timing control unit, the chip choose circuit. Several memory cells form a timing device. In the speed of operation time 1 lady pulse, timer control module of the judges of the dynamic information encoding state three time unit, operation time process. At the same time, the timer control module will scan the user program implementation status module operation time

文档评论(0)

guan_son + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档