Introduction_to_AMBA_AXI_3.0.pdf

  1. 1、本文档共26页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Introduction_to_AMBA_AXI_3.0

Introduction to AMBA 3.0 AXI Chih-Tsun Huang (黃稚存) Department of Computer Science National Tsing Hua University Original Lecture from Prof. Juinn-Dar Huang, NCTU Outlines AXI overview Signal definitions Ch l h d h kianne an s a ng Addressing options Slave responses Protocol Details Transaction ordering Data transfers Clock and reset Fall 2008 CS4161 1Chih-Tsun Huang Background AXI (Advanced eXtensible Interface) by ARM Also known as AMBA 3.0 Debut in Embedded Processor Forum (EPF), 2003 Version 1.0 announced in March 2004 Fall 2008 CS4161 2Chih-Tsun Huang Objectives Provide high bandwidth and low latency Enable high frequency operations Fit for devices with high initial latency e.g., DRAM controllers Provide flexibility of interconnect architectures B (f ti ll ) b k d tibl ithe unc ona y ac war -compa e w existing AHB and APB not plug-n-play bus bridges are required Fall 2008 CS4161 3Chih-Tsun Huang Key Features Separate address/control and data phases Separate read and write channels to enable more efficient DMA controllers Burst-based transactions with only start address issued Unaligned data transfers using separate byte-lane strobes Multiple outstanding transactions Out of order transaction completion- - Latency-insensitive protocol by register slicing Fall 2008 CS4161 4Chih-Tsun Huang Channel Architecture Write Address/Control AWREADY Read Address/Control AXI AXI Write Data ARREADY Master SlaveWREADY Read Data RREADY Write Response BREADY Fall 2008 CS4161 5 5 unidirectional channels Chih-Tsun Huang Read Transaction (1/2) Read Address/Control ARREADY AXI Master AXI Slave Read Data RREADY Master issues address and control Fall 2008 CS4161 6 Chih-Tsun Huang Read Transaction (2/2) Read Address/Control ARREADY AXI Master AXI Slave Read Data RREADY Slave returns data and response Fall 2008 CS4161 7 Chih-Tsun Huang Write Transaction (1/3) Write Address/Control AWREADY Write Data AXI Master AXI Slave WREADY Write Response BREADY

文档评论(0)

l215322 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档