中小规模嵌入式eeprom ip设计-ip design of small and medium scale embedded eeprom.docxVIP

下载本文档

4
0
约4.4万字
约 57页
2018-09-10 发布于上海
举报
版权申诉

中小规模嵌入式eeprom ip设计-ip design of small and medium scale embedded eeprom.docx

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

中小规模嵌入式eeprom ip设计-ip design of small and medium scale embedded eeprom

哈尔滨工业大学工学硕士学位论文哈尔滨工业大学工学硕士学位论文 - - II - Abstract In the 21st century, the type of portable electronic products is getting increasing, so that the new sorts of semiconductor memory appear constantly. The non-volatile memory technology has become the mainstream. This kind of memory is adapted to the new development of the time and it is more advanced than previous ones. EEPROM memory can be one of the representatives. EEPROM generation has already move the high voltage generator from outside of the chip into inside so that the chip only need signal power supply. Because of its convenience, EEPROM is applied in the embedded IC card market and communication system widely. The paper mainly designs a complete small and medium-sized EEPROM IP, first studies the work principle of the EEPROM, completes research of some key technology such as reference voltage source, charge pump, sensitive amplifier and EEPROM cell, uses Cadence Virtuoso software to complete design and simulation of these modules: EEPROM memory array, row address decoding, column address decoding, timing circuit, data and address register, high voltage generate circuit, sensitive amplifier. This paper uses top-down design, combines with several years’ experience in the analog and digital circuit design of the laboratory, completes the design of a 1Kb EEPROM IP in circuit level, and designs the physical layouts of some key modules. These designs use CSMC 0.5μm CMOS technique. The high voltage generate circuit can produce a steady 20V voltage which has a rise time of about 220 μs, this makes the circuit to reach the high voltage quickly. Keywords: EEPROM memory, array, charge pump, sense amplifier - - PAGE IV - 目录摘要 I HYPERLINK \l _bookmark0 ABSTRACT II HYPERLINK \l _bookmark1 第 1 章绪论1 HYPERLINK \l _bookmark2 1.1 课题背景 1 HYPERLINK \l _bookmark3 1.2 半导体存储器 2 HYPERLINK \l _bookmark4 EEPROM存储器介绍 3 HYPERLINK \l _bookmark5 EEPROM的应用 3 HYPERLINK \l _bookmark6 EEPROM的基本电路结构 4 HYPERLINK \l _bookm