数字电路教学PPT-Chapter6.pptVIP

  • 8
  • 0
  • 约5.45千字
  • 约 53页
  • 2017-12-12 发布于贵州
  • 举报
数字电路教学PPT-Chapter6

Chapter 6 Combinational Logic Design Practices Preface 6.1 Documentation Standards 6.2 Decoders 6.3 Encoders 6.4 Three-State Devices 6.5 Multiplexers 6.6 Exclusive-OR Gates and Parity Circuits 6.7 Comparators 6.8 Adders, Subtractors and ALUs 6.9 Examples Logic Comparators Magnitude Comparators Equal or Different Equal, Greater or Less 1-bit Logic Comparators 1-bit Magnitude Comparators A0 B0 A0B0 A0=B0 A0B0 Y1_L Y2_L Y3_L Inner Logic of XOR An Iterative Comparator Circuit 1 Feedback X0 Y0 X1 Y1 XN-1 YN-1 … Standard MSI Magnitude Comparators 4-bit Magnitude Comparators Input: A0~A3 Data A B0

文档评论(0)

1亿VIP精品文档

相关文档