- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
ProgramDesignandAnalysisprogramrepresentations优秀讲义
yin yong Program design and analysis Design patterns Representations of programs Assembly and linking Design patterns (P.158) Design pattern: generalized description of the design of a certain type of program. Designer fills in details to customize the pattern to a particular programming problem. List design pattern Design pattern elements Class diagram State diagrams Sequence diagrams etc. State machine (P.159) State machine is useful in many contexts: parsing user input responding to complex stimuli controlling sequential outputs State machine example (P.160) State machine pattern C implementation #define IDLE 0 #define SEATED 1 #define BELTED 2 #define BUZZER 3 switch (state) { case IDLE: if (seat) { state = SEATED; timer_on = TRUE; } break; case SEATED: if (belt) state = BELTED; else if (timer) state = BUZZER; break; … } Circular buffer (P.161) Circular buffer pattern Circular buffer implementation: FIR filter int circ_buffer[N], circ_buffer_head = 0; int c[N]; /* coefficients */ … int ibuf, ic; for (f=0, ibuff=circ_buff_head, ic=0; icN; ibuff=(ibuff==N-1?0:ibuff++), ic++) f = f + c[ic]*circ_buffer[ibuf]; Models of programs (P.162) Source code is not a good representation for programs: clumsy; leaves much information implicit. Compilers derive intermediate representations to manipulate and optimize the program. Data flow graph DFG: data flow graph. Does not represent control. Models basic block: code with one entry and exit. Describes the minimal ordering requirements on operations. Single assignment form x = a + b; y = c - d; z = x * y; y = b + d; original basic block x = a + b; y = c - d; z = x * y; y1 = b + d; single assignment form Data flow graph x = a + b; y = c - d; z = x * y; y1 = b + d; single assignment form DFGs and partial orders Partial order: a+b, c-d; b+d, x*y Can do pairs of operations in any order. Control-data flow graph (P.164) CDFG: represents control and data. Uses data flow graphs as components. Two types of nodes: decisi
您可能关注的文档
- Principles of reliable data transfer培训教程文件.ppt
- Presentation to MANN+FILTER March培训教程文件.ppt
- Pressure Relief Safety Valves培训教程文件.ppt
- Printer Driver Setup and bit Implications培训教程文件.ppt
- print运动学培训教程文件.ppt
- Process Balancing培训教程文件.ppt
- Process of Mirror film covering with hardcoat film V培训教程文件.ppt
- ProcessFlowDiagramTraining培训教程文件.ppt
- primer design培训教程文件.ppt
- Proe全新教材(第十一特征常用操作)培训教程文件.ppt
- PROE经典曲面实例培训教程文件.ppt
- Project培训培训教程文件.ppt
- project讲义培训教程文件.ppt
- proe曲面及其应用培训教程文件.ppt
- project运用项目的格式设置培训教程文件.ppt
- project项目的管理培训教程文件.ppt
- ProcessSelectionandFacilityLayout优秀讲义.ppt
- proe课件 特征复制和阵列培训教程文件.ppt
- ProQuest Digital Dissertations数字化博硕士论文文摘索引数培训教程文件.ppt
- ProposedAdministrative RulesBureau of Exceptional Education培训教程文件.ppt
文档评论(0)