A Methodology for Mapping Multiple use-cases onto Networks on Chips.pdfVIP

下载本文档

0
0
约3.61万字
约 6页
2017-04-06 发布于江苏
举报
版权申诉

A Methodology for Mapping Multiple use-cases onto Networks on Chips.pdf

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

A Methodology for Mapping Multiple use-cases onto Networks on Chips

A Methodology for Mapping Multiple Use-Cases onto Networks on Chips Srinivasan Murali CSL, Stanford University Stanford, USA smurali@ Martijn Coenen, Andrei Radulescu, Kees Goossens Philips Research Laboratories The Netherlands {martijn.coenen,andrei.radulescu,kees.goossens}@ Giovanni De Micheli LSI, EPFL Switzerland giovanni.demicheli@epfl.ch Abstract A communication-centric design approach, Networks on Chips (NoCs), has emerged as the design paradigm for designing a scalable communication infrastructure for fu- ture Systems on Chips (SoCs). As technology advances, the number of applications or use-cases integrated on a single chip increases rapidly. The different use-cases of the SoC have different communication requirements (such as differ- ent bandwidth, latency constraints) and traffic patterns. The underlying NoC architecture has to satisfy the constraints of all the use-cases. In this work, we present a methodology to map multiple use-cases onto the NoC architecture, satis- fying the constraints of each use-case. We present dynamic re-configuration mechanisms that match the NoC configura- tion to the communication characteristics of each use-case, also accounting for use-cases that can run in parallel. The methodology is applied to several real and synthetic SoC benchmarks, which result in a large reduction in NoC area (an average of 80%) and power consumption (an average of 54%) compared to traditional design approaches. Keywords: Networks on Chips, Systems on Chips, Use- Cases, Modes, Dynamic Re-Configuration. 1 Introduction Systems on Chips are high-complexity, high-value chips that are used in a wide variety of areas such as cellular phones, TV processors, set-top boxes. As technology ad- vances, it becomes cost-effective to integrate several differ- ent applications or use-cases onto a single SoC chip. As an example, the PNX8550 (Viper2) set-top box SoC based on the Philips Nexperia platform has multiple resolution video processing capabilities (like hig