射频锁相环中鉴频鉴相器和电荷泵的设计-电子与通信工程专业论文.docxVIP

射频锁相环中鉴频鉴相器和电荷泵的设计-电子与通信工程专业论文.docx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
AbstractAbstract Abstract Abstract With the development of digital communication system,wireless digital audio technology has gradually become the third generation of broadcasting technology.At the same time,people need CD quality audio and more multimedia,also for L—band wireless communication applications,while RF transceiver is the key module for wireless system。Because of the advantages of the CMOS process technology,with its low cost and the static power consumption,achieving high speed RF transceiver integrated circuit with the process has become the trend of development.In the RF receiver architecture,the phase-locked loop(PLL)frequency synthesizer providing the local oscillator signal becomes integral part of the circuit,which determines the quality of the received signal and key modules of PLL,the phase-and—frequency detector(PFD)provides frequency resolution,while the charge pump(CP)ensures wide acquisition range. The PFD and CP circuits are designed with the requirements of the PLL for L-band multimode wireless communication and wireless digital broadcast communication in this paper.Firstly,the system’s parameters are designed with three-order loop filter according to the requirements of the L-band wireless communication system,whose loop bandwidth is 1 00-200kHz,the phase margin is greater than 50。,and the lock-time is less than 40 s,Subsequently’on the bases of TSPC-D flip—flop, the proposed linear PFD circuit,which has the advantages of simple structure,good symmetry and compromises the dead and blind range of phase with delay cells,is presented,and according to the CP’s requirements,a high-speed current·steering switching CP is raised,whose current range is 1 00-400衅with four channels in order to stabilize the loop bandwidth by fitting the VCO’s gain.In the next section,a high-flatness of current CP is proposed with the double clamped amplifier for the wireless digital radio communication system,where unit—gain amplifier,the current compensation cir

您可能关注的文档

文档评论(0)

peili2018 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档