- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
选修课 数字电路FPGA应用实验 学时:40 实验目的:通过实验掌握当今数字电路设计前沿FPGA的开发设计流程、数字逻辑功能的HDL语言表达、数字逻辑功能的FPGA实现与测试 实验设备:Xilinx Basys2开发板、ISE开发软件、Modelsim仿真软件 * * Asic:rom ram eeprom flash Digital Design —Pinciples and Practices * Chapter 1 Introduction Understanding of Digital Design The target of Digital Design Arrangement of the Text * Design a digital system with electric circuit (Hardware design) Digital Design * Information coded by a limited string of 0 and 1 Only two states appear on each node in circuit at given time Digital signal * How are you! 1001000 1101111 1110111 0100000 1100001 1110010 1100101 0100000 1111001 1101111 1110101 0100001 Digital signal * The advantages of digital signal On each data line, the signal is very simple Not influenced by circumstances and devices Can be recorded and transmitted easily * Digital system Any inputs and outputs can only be 1 or 0 ! Any digital signals have limited states, all the states can be listed in a table. The property of digital signal * For each input state, an output state can be set; System can be listed in a table: Truth table. Combinational system * Digital design: Truth table A device with majority judge function output the result corresponding to majority input state . * Digital design: Truth table 1-bit full adder * Many systems maybe designed by a couple of subsystems. How to divide the system? Design process : Top-down design * Design with parallel parts : each part with only one output line! Design process : Top-down design * Design with parallel parts : each part with only one output line! Logic system : output 1 or 0 ? Design process : Top-down design * Design with logic unit : each part with only one or two input lines ! Design process : Top-down design * * Buffer Truth table Diagram Equation Basic gates in digital system * NOT gate (inverter , INV) Truth table Diagram Equation Basic gates in digital system * AND
您可能关注的文档
- 数字电路:ch2 逻辑代数与硬件描述语言基础-a.ppt
- 数字电路:ch2 逻辑代数与硬件描述语言基础-c-new.ppt
- 数字电路:ch3 逻辑门电路-a-new.ppt
- 数字电路:ch3 逻辑门电路-b-new.ppt
- 数字电路:ch04 组合逻辑电路-a.ppt
- 数字电路:ch6 时序逻辑电路的分析与设计a.ppt
- 数字电路:ch6 时序逻辑电路的分析与设计d.ppt
- 数字逻辑设计及应用:AD and DA.ppt
- 数字逻辑设计及应用:Chap2 Number Systems and Codes.ppt
- 数字逻辑设计及应用:Chap3 Digital circuit.ppt
- 数字逻辑设计及应用:Chap4 Combinational logic principles.ppt
- 数字逻辑设计及应用:Chap5 Simulation and VerilogHDL.ppt
- 数字逻辑设计及应用:Chap5 Simulation and VerilogHDL (2).ppt
- 数字逻辑设计及应用:chap6 Combinational Logic Design Practices.ppt
- 《电动力学》1 数学准备.pdf
- 《电动力学》2 电磁现象的普遍规律.pdf
- 《电动力学》3 静电场.pdf
- 大学物理:31-热学1.pdf
原创力文档


文档评论(0)