双通道高速数据记录器中关键技术的分析-analysis of key technologies in dual channel high speed data recorder.docxVIP

  • 1
  • 0
  • 约3.52万字
  • 约 60页
  • 2018-07-31 发布于上海
  • 举报

双通道高速数据记录器中关键技术的分析-analysis of key technologies in dual channel high speed data recorder.docx

双通道高速数据记录器中关键技术的分析-analysis of key technologies in dual channel high speed data recorder

中北大学学位论文 中北大学学位论文 The Research of Key Technology in the Dual-channel High Speed Data Recorder Abstract Aircrafts are equipped with a special recorder which is used to collect and store the variational parameters as well as the working condition during flight, after which data information could be able to read out of the recorder and be analyzed. Dual-channel high speed data recorder is designed and developed to collect and store a channel digital signal of control system and a channel image information as well as real-time monitoring for a certain type of aircraft. Firstly, this thesis reviews the domestic and overseas background and future trends of data recorder. With the aim to achieve the requirements of the technical indicators, the following overall design is proposed based on the idea of modularization with high reliability: FPGA is the data recorder’s major logic control component and two slices of NAND FLASH is used as its storage media to record two channel signals separately. Then this paper elaborates the structure and working principles of every functional unit of the data recorder. To solve the problem of low read-in speed of FLASH, high-efficiency management arithmetic of invalid block and interleave two-plane page program technology is proposed, which is able to improve the speed on writing FLASH up to 30MByte/s and sufficiently meet the requirement of high-speed storing for imaging. In addition, this thesis also analyzes the instability caused by the interference of key signals and proposes the solution to remove it, and presents the relevant VHDL program. In order to make the time sequences match well for the system during signal transmission, the thesis also proposes an approach to build an on-chip FIFO based on IP core technology to buffer data effectively. Besides the above, this thesis had an in-depth study on the high-speed erasing and reading technics of FLASH. Finally, this thesis tests all the units of the data recorder and analyzes the da

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档