计算机组成与结构:chapter3 A Top-Level View Of Computer Function.pptVIP

计算机组成与结构:chapter3 A Top-Level View Of Computer Function.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
3.1 Computer components Review Three key concepts in von Neuman architecture Data and instruction are stored in a single read-write memory The contents of the memory are addressed by location Execution occurs in a sequential fashion Ch.3-3.1 Programming in hardware and software Ch.3-3.1 Ch.3-3.1 Main Components the Central Processing Unit-CPU Input/output---I/O Main memory System bus 3.2 Computer Function Basic function of a computer is executing program (a sequence of instructions), to complete special tasks CPU is a component of executing instruction The CPU time of processing an instruction is called Instruction Cycle An execution of instruction can be simply viewed as two steps: Fetch instruction - Fetch cycle execute instruction - Execute cycle Ch.3-3.2 Instruction Cycle Fetch Execute Ch.3-3.2 Fetch Cycle Processor fetches instruction from memory location pointed to by PC Increment PC Unless told otherwise Instruction loaded into Instruction Register (IR) Processor interprets instruction and performs required actions Ch.3-3.2 Operations in Execute Cycle Processor-memory data transfer between CPU and main memory Processor- I/O Data transfer between CPU and I/O module Data processing Some arithmetic or logical operation on data Control Alteration of sequence of operations e.g. jump Combination of above Ch.3-3.2 Ch.3-3.2 Flow of an Instruction Instruction address calculation Instruction fetch Instruction operation decoding operand address calculation Operand fetch Data operation Operand storage Ch.3-3.2 Ch.3-3.2 Interrupts Def.:a mechanism allowing other module to break CPU executing sequence The objective of interrupts to improve the utility of the CPU to allow CPU to process urgent events Ch.3-3.2 Types of interruption Program e.g. overflow, division by zero,illegal instruction, outside reference Timer Generated by internal processor timer Used in pre-emptive multi-tasking? I/O from I/O controller Hardware failure e.g. memory parity error Ch.3-

文档评论(0)

学习让人进步 + 关注
实名认证
文档贡献者

活到老,学到老!知识无价!

1亿VIP精品文档

相关文档